**F.4 Chapter 4 Solutions**

* 1. Components of the Von Neumann Model:
     1. Memory: Storage of information (data/program)
     2. Processing Unit: Computation/Processing of Information
     3. Input: Means of getting information into the computer. e.g. keyboard, mouse
     4. Output: Means of getting information out of the computer. e.g. printer, monitor
     5. Control Unit: Makes sure that all the other parts perform their tasks correctly and at the correct time.

4.3 The program counter does not maintain a count of any sort. The value stored in the program counter is the address of the next instruction to be processed. Hence the name ’Instruction Pointer’is more appropriate for it.

4.5 (a) Location 3 contains 0000 0000 0000 0000

Location 6 contains 1111 1110 1101 0011

1. i. Two’s Complement -

Location 0: 0001 1110 0100 0011 = 7747

Location 1: 1111 0000 0010 0101 = -4059

ii. ASCII - Location 4: 0000 0000 0110 0101 = 101 = ’e’

* 1. Floating Point -

Locations 6 and 7: 0000 0110 1101 1001 1111 1110 1101 0011

Number represented is 1.10110011111111011010011 x 2−114

* 1. Unsigned -

Location 0: 0001 1110 0100 0011 = 7747

Location 1: 1111 0000 0010 0101 = 61477

1. Instruction - Location 0: 0001 1110 0100 0011 = Add R7 R1 R3
2. Memory Address - Location 5: 0000 0000 0000 0110 Refers to location 6. Value stored in location 6 is 1111 1110 1101 0011

4.7 60 opcodes = 6 bits 32 registers = 5 bits

So number of bits required for IMM = 32 - 6 - 5 - 5 = 16

Since IMM is a 2’s complement value, its range is -215 ... (215 -1) = -32768 .. 32767.

4.8 a) 225 opcode, 8 bits are required to represent the OPCODE  
 b) 120 registers, 7 bits to represent the DR

c) 3 registers and 1 opcode, 3x7 + 8 = 29 bits. So there are 3 ununsed bits

4.9 The second important operation performed during the FETCH phase is the loading of the address of the next instruction into the program counter.

* 1. The phases of the instruction cycle are:
     1. Fetch: Get instruction from memory. Load address of next instruction in the Program Counter.
     2. Decode: Find out what the instruction does.
     3. Evaluate Address: Calculate address of the memory location that is needed to process the instruction.
     4. Fetch Operands: Get the source operands (either from memory or register file).
     5. Execute: Perform the execution of the instruction.
     6. Store Result: Store the result of the execution to the specified destination.

4.13 F D EA FO E SR

x86: ADD [eax] edx 100 1 1 100 1 100 = 303

LC3: ADD R6, R2, R6 100 1 - 1 1 1 = 104

4.15 Once the RUN latch is cleared, the clock stops, so no instructions can be processed. Thus, no instruction can be used to set the RUN latch. In order to re-initiate the instruction cycle, an external input must be applied. This can be in the form of an interrupt signal or a front panel switch, for example.

4.17

|  |  |  |  |
| --- | --- | --- | --- |
|  | **R/W** | **MAR** | **MDR** |
| **Operation 1** | W | x4000 | 1 1 1 1 0 |
| **Operation 2** | R | x4003 | 1 0 1 1 0 |
| **Operation 3** | W | x4001 | 1 0 1 1 0 |
| **Operation 4** | R | x4002 | 0 1 1 0 1 |
| **Operation 5** | W | x4003 | 0 1 1 0 1 |

Before Access 1 After Access 3

|  |  |
| --- | --- |
| X4000 | 0 1 1 0 1 |
| X4001 | 1 1 0 1 0 |
| X4002 | 0 1 1 0 1 |
| X4003 | 1 0 1 1 0 |
| X4004 | 1 1 1 1 0 |

|  |  |
| --- | --- |
| X4000 | 1 1 1 1 0 |
| X4001 | 1 0 1 1 0 |
| X4002 | 0 1 1 0 1 |
| X4003 | 1 0 1 1 0 |
| X4004 | 1 1 1 1 0 |

After Access 5

|  |  |
| --- | --- |
| X4000 | 0 1 1 0 1 |
| X4001 | 1 1 0 1 0 |
| X4002 | 0 1 1 0 1 |
| X4003 | 0 1 1 0 1 |
| X4004 | 1 1 1 1 0 |

4.19 (a) MAR: x2 MDR: 01010000  
 (b) MDR: 00111001